Designs for simultaneous control of Type I and Type II error according to Pampallona & Tsiatis (1994)
; "Designs for Simultaneous Control of Type I and II Error")
